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Dramatic improvements in the cost, performance, and reliability of a 
digital system can he obtained if the system is integrated on a single chip. 
Many systems are sufficiently complex that the die size resulting from inte-
gration would be very large with a low probability of producing a perfect, 
functioning die . Since there is a real need for larger integrated systems 
than can he fabricated free of defects, it is likely that techniques which can 
locate and "wire-around" defects will be useful and will allow the die-size to 
increase, perhaps to full-wafer size. 
A plausible scheme for fabricating a large system is: 
(i) Design the large - scale system in a highly modular fashion . Parti-
tioning into subsystems should stress minimum interconnection 
requirements between the subsystems, complete testability of each 
subsystem, and minimum number of subsystem types . This last 
requirement suggests that one should try to design and fabricate a 
single subsystem type, and that each subsystem would be assigned 
unique functions by a customizing operation. Finite state machines 
containing PLAs or ROMs are examples of subsystems which could be 
easily customized . 
(ii) Customize and test the individual subsystems . If a particular sub-
system does not function properly, a spare one would be customized 
and tested. 
(iii) Interconnect working subsystems to form the large-scale system. 
To construct such a system a flexible tool is required to allow subsystem 
customization, testing, and interconnection . The objective of this paper is 
to demonstrate that a scanned electron-beam provides this flexible tool . 
Specifically, the electron beam can be used for three essential functions: 
(1) Input injection: the electron beam can be used to apply inputs and 
to alter the logical state of a subsystem under test . 
(2) Output sensing : 
of a "zero" or 
points . 
the electron beam can be used to sense the presence 
"one state at any one of a large number of test 
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(3) Non-volat i le r estructuring : the electron heam can be u sed to open 
or close switches in the subsystems in a non-volatile manner . The 
opening and c l osing of swi t c hes is used to provide c ustomization 
wi thin the individual subsystems as well as contr o l of the discre-
tiona ry inte r connect between working subsys tems. 
A variety of physical effects inc luding charging and discharging of 
surfaces 1, voltage contrast 2 , electron- beam inclucecl current (EBIC)3 , mel tinr, 
or vaporization4 , eutectic-formations , th r eshold shifts in MO~PETs6 , and 
decomposition of organometal l ic vapors7 may occur when an e l ec tron beam 
interac t s with matte r, and these effects could be exploited in an electron-
beam testing and restructuring tool . Earlier work on electron beam testing of 
integrated circuits has centered on voltage contrast examinat i on of chips for 
failure analysis , or stroboscopic measurement of waveforms . C'.ene rally a 
r aster scan of the electron- beam is gene r ated and an image of the chip is 
displayed or , alternatively , a single point is probed and a waveform is viewed 
o n a CRT . The emphasis of the work presented here is to develop methods for 
compu tee-controlled electr on he am testing of wafer - scale circuits , including 
restructuring techniques . This emphasis has the following i mplications: 
(1) Input injection, output sensing , and programmjng of non-volatile 
switches must all be achievabl e in a sin g le system. 
(2) The test point to be probed or switching e lement to be pr ogr ammecl is 
selected by a computer - con trolle d deflection of the beam to the 
app r opriate coordinate . The beam is unhlanked only over selected 
points , so the entire circuit is not exposed t o the beam . 
(3) Te s ting can be fully automatic 
provides coordinate information 
Potentially , node extr a ction and 
u sed to generate test seq ue nces 
description. 
since a mask level description 
for the e l ec tron-beam system . 
switch level s i mulationS c an be 
automatically from the mask 
(4) The objective is to perfor m only functional testing (i . e ., checking 
for logical ones or zeroes) , not parametric measurements . 
(5) The integrated circui ts must be designed t o be compatible with 
electron beam testing . Specif i c structur es incorporated in the 
mask-level specification make the electr on-beam t es t ing a nd restruc-
turing possible . A wafer-scale power grid is u sed to supply power 
during electron beam testing . 
Figure 1 illustrates a possible l ayou t for a wafer-scale e l ectr on-beam 
testable sys t em . The centr a l portion of the wafer containing ac tive sub-
sys t ems and discretionary inte r connect would be probed only by the electron 
beam . Some large test and power pads at the wafer perimeter could be 
contacted by r e latively large probes in the cassette which h olds the wafer in 
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FIGURE 1: 
A possible l ayout for a wafer-scale system designed for electron 
beam testing and restructuring . 
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~lectron beam system . Only <l very limited numher of these pads would be 
r eauired since the electron henm multiplexes u<;e of the pa<is . A set of wafer-
level bondjng pacls would be> liSt:'d to connect the wafer - scale system inputs and 
outputs in the final package . Figur e 2 illustrates schematically a possible 
arntnr,ement \vi thin the active subsystem nrea . 
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A schematic representation of a subsystem designed for e l~ctron 
beam testing and restructuring . ESLs can be u sed t~ apply 1nputs 
to the s ubsystem and sensing points a re provided with1n and at the 
outputs of the subsys t e m. Non-volatile switches provide subsystem 
customization as well as flexible interconnect. 
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LOGICAL "OUTPUT" SENSING TECHNIOUFS 
Only specific techniques which are useahle with n-channel ~~OS (t .. iHOS) 
t echnology and which require no significant modification of our commer•ially 
available ETEC LEBFS-D electron heam 1 i.thography system will be desc:r i hed. 
Since the system is also routinely used for mask-making <~nd direct-write 1 ith-
ography, techniques were chosen to he compatible with operation of the mnchine 
in a lithography mode. Specifically, the beam-defininp aperture size and 
secondary-electron detector placement were not optimum, and techniques suc.h as 
organometallic decomposition which would cau se system contamination were 
avoided . The most obvious technique for sensinp the presence of a logical 
zero or one is to ul i 1 ize voltage-contrast in the secondary electron 
signal. In particular , if the incident electron heaM is directed at a flat 
aluminum test pad a few microns in diameter, and if tht' test pad is surrounded 
hy a grounded metal ring several-mic-rons wide, a st ron r modulation of the 
secondary electron signal wil 1 be obtained as the potential at the test pad i.s 
varied from zero volts to a + 5 V logic level. \lith the test pad ctt + 5 V, 
the lowest energy secondaries will not escape from the vicinity of the pad, 
and the secondary signal will be r educed. Under i.cieal conditions, a very 
strong modulation of the secondary electron sir,nal can he achieved and vir-
tually all secondary electrons leaving the pad can be collected . In this 
ideal case , a high enough signal to noise ratio can be obtainecl in the 
secondary signal (with modest incident beam current s) to allow reliable 
discrimination between a "one" and "zero" logic state with a beam unhlank time 
of less than one microsecond. Thus, in principle, the beam could be deflected 
to examine more than one million test points per second. Put another way, if 
a chip were clocked at a 10 kHz rate, 100 selected internal test points could 
be examined during each clock cyc l e . 
This voltage contrast functional probing shoulci provide excellent te~t­
ability with minimal a r ea overhead for test points . Unfortunately , results on 
the LF:BES system have been disappointing . 1'1easurements indicate that the 
secondary electron detector: in this system is very poorly placed and receives 
less than one electron for every ten thousand electrons inciclent on the 
sample . For comparison, with a good detector arrangement one could receive 
ahout 1 electron for every 10 incident electrons under comparable bombardment 
conditions . In addition, most of the low-energy electrons collected by the 
detector appear to be produced in the vicinity of the detector by high-energy 
electrons backscatter:ed from the specimen which results in a very poor: voltage 
contrast modulation of the "secondary" signal. These two effects reduce the 
logic level measurement rate to only about 100 llz. It is anticipated that 
detector improvements will improve this rate by several orders of magnitude . 
A second logic-level sensing technique eliminates most of the diffi-
culties encountered with voltage contrast probing. This technique is capable 
of logic level sensing at rates of at least 1 MHz, and is free of contam-
ination, charging, and crosstalk effects encountered with voltage contrast 
techniques . The incident electron probe is pointed at a specially designed 
test point and is used to select that test point for examination. When an 
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electron be~m penetrates a semiconductor, electron-hole pairs are generated . 
These ele<'trons or holes can he collected hy a p- n junction , c-ausing a current 
to flow in the integrated circuit. Rensonahle incident beam currents might he 
as large as a few hundred nano<tmperes , but such low curr~nts will not appre -
cinbly perturb static circuits . llowever , if an incident electron has a 5-
20 keV energy it can Renerr~te about 1000-4000 electron-hole pairs . If these 
are collected by a junction, currents of several hundred microamperes can ~e 
induced in the integrated circuit which is larger than the current which is 
usually supplied by a depletion-mode pullup . In rmos, since p- n junctions are 
formed between all n+ rii ffused conductors and the substrate , the e - beam can be 
used to pulldown any diffused conductor to substrate potential , which is 
usually ground. Thus , by designing so that selected diffused conductors are 
accessible to the electron beam, iL is possible to produce a low logic level 
at a selected point merelv by pointin~· the electron heam and unblanking it. 
This forms the basis for a number of possible sensing schemes including 
the electron beam controlled multiplexor shown in Fig . 3 . In this scheme each 
of a number of test points (shown as A, B, C ••• ) ts connected to the gate of a 
FET added specifical l y for test purposes . The drAins of these FFT's are 
connected to a test bus which can he the power bus , or a special test bus can 
be used to reduce the capacitive loading and lmprove sensing speed . The 
sourLe tC'rminalc:; of the FFT ' s are left disconnected , and the source-substrate 
diode provides the clectron-benm probecl point. If, for example , test point BT 
is electron homhardecl , the diode will he driven towards forward bias . 
Depending on the state of test point R, the FET switch will be closed or open 
and the honbdrded diode will he able or unable , respectively , to draw current 
from the test bus . Thus , the appearance of current on the test bus synchro-
nous with the bombardment of the test point will indicate the logical state . 
A single wire provides access lo many test points with the electron beam 
providing test-point selection . A number of variations on this basic theme 
ar~ possible includtnR tree - structured buffered busses . The operation of a 
sinrle test point will he demonstrAted later in this paper . 
H:PlJT lNJfCTION 
llole-elPctron pair injection hy elect r on beam provides the basis for 
applying inputs to a powered-up device without actual input connections . One 
device , the c>lec tron- benm switched latch (ESL), provides a means for applying 
stAtic inputs to a system under electron beam control. The electron beam is 
used to control a set-reset flip-flop by bombarding either a set-to-one or a 
set-to-zero control diode . ESLs can be used to provide stable inputs or 
clocks , or as volati l e control for progr ammable links during testing . 
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FIGURE 3 : A simple e l ec tron-beam controlled multiple xor fo r sensing a 
selected test point. 
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Figure 4 is a schematic representAtion of an electron- beam switched 
latch. The lA.tch is a pair of cross- coupled inverters with pu lldown access 
provided for the electron beam. Figure 5 shows an actual layout of a n NMOS 
ESL. Electrically- long pull11ps are used to reduce the required pulldown 
·~nrrent to less than 10 t.~A , and the e-beam pulldown points have been extended 
well away from the active transistors. Uncovered contact c u ts provide elec-
tron beam access. This relatively large layout provided many advantages 
during preliminary experiments, but the ESL could be made as small as two 
minimum size inverters . Two additional structures are attached to the output 
of the ESL in Fig . 5 . One is an inverter which was added to make the power 
supply current une(]ual for the two states of the ESL which made it possible to 
test ESL operation by simply monitoring supply current . The second structure 
is a one-bit slice of the electron-beam controlled multiplexor described in 
the previous se~tion . TI1us, this simple chip can provide a feasibility demon -
strHti.on of combined electron-beam i nput injection and output sensing . 
A chip fabricated at Hewlett-Packard as part of the MPC- 580 multiproject 
chip run vms wire-bonded and placed in our ETEC elec t ron beam lithogr aphy 
system . Only two wires, supplying power and ground , Are attached to t he chip . 
After setting the beam parameters (5 kV , 7nA) and registering the chip to t he 
electron-beam coordinate system , electron- beam control of the test chip began . 
As shown in Fig. 6, successful electron- beam switching of the latch and 
electron-beam probing was achieved . The lower t r ace in Fig . 6 shows the e l ec -
tron benm x-deflecti.on signa) and indicates at which of three l ocation s the 
beam is positioned. An upwards deflection on this trace corresponds t o a 
leftward motion (in Fig . 5) of the beam. The beam cycles amonp, thr ee posi -
tions. From highest to lowest on the trace the posit i ons are set-to - zero , 
set-to-one , and s~nse-output . The top trace in Fig . 6 shows tur n-on 
(unblanking) of the electron beam as a small downward bl i p . The cent er trace 
shov7s an AC-coupled record of the supp l y cur rent monito r ed across a smal l 
sense resistor. Moving from left to right across Fig . 6 , the beam is 
initially positioned at the set-to-zero location . ~~en the beam is unblanked , 
the latch switches to zero causing the downward transient in supp l y c urrent 
since the latch was designed to draw less current in the zero state . Then , 
the beam position shifts to the sense l ocation and is again unblanked ; no 
sense pulse appears on the supply current , so the latch is ze r o . Then , the 
heam moves to the set-to-one position and unblanks . The immediate change in 
supply current indicates the ESL has changed state . Fina l ly , the beam i s 
moved to the sens<> position again and a small pu lse appears in the supply 
current synchronous with the unblanking of the beam. The output i s a one . 
Fignre 6 demonstrates complete electron beam contro l and probi ng of a small 
logic circuit , and the principle is extendable to complex sys t ems . The ESL 
descrihed above could he switched with a 380 ns pulse . 
The ESL provides electron-beam control of static logic leve l s . The elec-
tron beam may be used to great advantage in dynamic circuits as shown in 
Fig . 7 . Hany NMOS integrated circuits are designe d as two-phase clocked , 
dynamic finite-state machines . A very large number of elec t ron- beam 
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FIGURE 5: NMOS layout of an electron-beam switched latch . Top pad is +5 V 
and bottom pad is ground . The three dark contact cuts above the 
ground pad correspond, from left to right, to "set-to- zero", "set -
to-one" , and "sense" points for the electron beam. 
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FIGURE 6: An electron heam switched latch in operation . Downward pulses on 
top trace show beam unblanking. Center trace is AC-coupled supply 
current to ESL . Lower trace shows beam deflection. 
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FIGURE 7 ~ A dynamic finite-state machine showing how the electron beam ts 
used to alter the internal state . 
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accessible test points are nvailable, and the heam is used to selectively dump 
stor~d char ge after the clock-controlled pass transistors are cut - off . The 
ability to alt~r sequentially internal states in the finite-state machine and 
to probe the consequences will allo"'' an unprecendented degree of testability. 
FLFCTRON BEAH CONTROL OF NON-VOLATILE S\HTCHES 
The ability to open and close selected switche ~ on the wafer is e~sential 
i. f one wishes to customize subsystems and modify interconnects. Ideally these 
switches should be easily flipped from on to off (and vice-versa) under e-beam 
control and shoul~ exhibit hfph off resistance and low on r~sistance. Once 
programmed by the beam they should retain their state indefinitely . Two types 
of elecLron-beam alterable switches , field-oxide FETs and floating-gate FETs , 
are descrihed helow. 
The Field oxide FETs are parasitic devices presenL in all NMOS processes. 
When fl polysil icon or metal conductor runs over thick field oxide , a parasitic 
FET is formed between adjacent diffused conductors . Normally , this FET is off 
sincP the combination of thick oxid~ and field implantation raises its thres-
hold to many volts. Flectron-beam irradiation of oxides with a hias applied 
across the oxide can resuJ t in a large buildup of positive charge in the 
oxide , presumably due to hole-trapping . Specifically , if a positive voltage 
is applied across thick oxid~ and the FET is irradiated a thin layer of posi-
tive char~e will accumulate near the silicon surface producing an effect 
eqllivalent to applying the bias across a thin oxide of only about a hundred 
angstroms thickness . Since this charge remains trapped in the oxide after the 
irradiation and bias are removed, a Jarge (> 50 V) negative threshold shift is 
induced in the FET . For Pxample , a polysil icon gate field-oxide FFT formed in 
the MPC-580 run exhihited a threshold of > 10 V. Thus, for normal logic 
levels between 0- 5 V, the p,ate cannot turn-on the FET, and adjacent diffused 
conductors are not connecte>d. This FET was strongly turned on by applying 
+ 3 V to the gate and irradiating the gate oxide . As shown in the top of 
Fig . 8 , the FET is strongly turned on after e-beam irradiation with a positive 
gate-programming voltage. The four closely spaced char ac t eristics correspond 
to gate voltages of 0, 1, 2 and 3 V indicAting that the FET is strongly on 
regardless of the gate voltage afte r programming. By biasing the gate at zero 
volts and irradiating again, the FET can be turned off. The lower half of 
Fig . 8 shows the drain-source characteristic of the FET after this operation . 
For gate voltages varying from 0-5 V, the FF.T is off . 
E-beam programmed field-oxide FETs provide a simple, reprogrammable 
el<:>ment for restructuring and customization . The voltage applied to the 
programming gates during electron heam bombardment can be ge nerated locally 
[rom the output of an ESL or can he supplied over a single programming wire 
such as the power bus . The retention time of the on state is a t least a few 
weeks for devices operated at room temperature, but the retention charac-
teristics are likely to be poor if the devices are operated at 150°C for even 
short periods . Nonetheless, this e-beam controlled switch should be very 
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FIGURE 8 : A field-oxide FET non-vo l atile switch after e-beam progranming . 
Switch is initially off . Top picture shows FET characteristic 
after e-beam programming to the "on" state . Note the low sensi-
tivity of the FET conductance as the gate voltage is varied from 
zero to +3 volts . Bottom picture shows "off" state after e-beam 
reset . 
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operated at liquid nitrogen temperatures , and will 
useful Plement in laboratory studies of large-scale 
Less than 1 11C/cm2 of 20 kV bombardment is required 
shifts, and a programmine time of less than 1 IJS per 
Electron beam progrAmmed floating gate FETs should provide a reliable , 
truly non-vol~ti.le switch. Flectron storage on floating gate FETs is the 
ba~is for information retention in UV-erasablc F.PROMs which have enjoyed wide 
commercial acceptdnce and have C'x:cel l ent retention characteristics . FANOS9 
ell~Ctri.cally-programmable ROt-ls arc programmed by hot-electron injection 
through the thin rate oxide where the hot electrons are generated by avalanche 
breakdown of the drain-substrate junction . Electron-beam programming of 
floating gate devices is possible if an electron beam is directed at an oxide -
cover~d gate , causing electrons to penetrate the oxide and become trapped on 
the gate . The trapped elPctrons will charge the gate to a negative 
potentlal . 
Some preliminary experiments have been performed on depletion- mode 
floating gate devices fabricated as part of MPC-580 . These devices were 
normally on , and could be turned off hy electron bombardment of the gate . 
Figure 9 shows a orain-source characteristic for a FET before (top photo) and 
after (bottom photo) electron-beam programming. At a 5 V drain-source bias, 
the current is 100 times greater in the on state than in the off state . The 
residual current of 5 11A in the off device was determined to be the result of 
formation of a weak buried channel in the depletion mode device . Biasing the 
substrate to -0 . 4 V increased the on : off rati o to better than 10000 : 1. A 
slight modification of the depletion mode implant would greatly reduce the 
mngni t11de of the buried channel . The large floating gate devices used for 
these experiment s required 370 IJS to insure complete turn off using a modest 
2 nA beam. By using larger beam current s and smaller devices , programming 
times of n few microseconds could be achieved . 
CONCLUSION 
Control of the state of a simple NMOS integrated circuit using an elec -
tron beam has been demonstrated. Techniques have been demonstrated for input 
injection, output se nsing , and programming of non-volatile switches using a 
commercial l y-available e l ectron beam lithography system and conventional NMOS 
technology. Many of the techniques for input injection and output sensing 
have a lso been demonstrated using light beams, but the experimental apparatus 
was very limited. Though many app roaches to "scanning-beam" probing and 
restructuring are feasible, the state-of-the-art in electron beam deflection , 
blanking, etc . , is highly advanced, and electron beam probing and restruc-
turing could be a r ea lit y in the very short term. This can provide us with a 
flexible tool to understand the problems in construct ing wafer-scale systems . 
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FIGURE 9 : A depletion-mode floating gate FET before (top photo) and after 
(bottom photo) electron beam programming. 
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